and a new readout architecture is described.
Introduction
.-\t Fermilab. the BTc\-experiment( 1) has been proposed for the new C-Zero interaction region of the Tevatron collider. The most ambitious aspect of this proposal is the plan to lise il tlctaclietl vrrtes trigger as the lowest level trigger for the ~~speriment. This trigger will be hscd on information from it !I3 plane silicon pisrl \vrt(~s clotcc.tor which will 1x1 plxc~i inside a clipolv 111ag-uot. wnwrul on t hv illtcwlc,t,ion point. The c~spc~rimcwt is hing ciwi:ncvi for il luminosity of 2 x i(Pcrrl -').sec-' (which correspontls to ii11 average of t!vo interactions pc'r colliding beam crossing . given 132 ns between crossings). Simulations have shown that a pixel chip of active area 8mm x 7.2mm placed 6mm from the beam (the innermost chip in the current BTe\-design) will be hit t, one or more tracks in approximately one bunch crossing (BCO) out of four{ 2). The number of pixel ~11s hit by a single track depends on the pixel size and the track angle with respect to the pisel sensor. Given a pixel size of 301~~ 400~~ the simulations indicate that an average of five pisels will be hit in the innermost readout chip in those crossings in which one or more tracks hit the chip. Therefore. this pisel chip has to sustain an average readout rate of 1.2.5 pixels per BCO. To account for statistical fluctuations and allow for effects not included in the simulations. the chip must be capable of even higher data transfer rates. and must be able to buffer hit information which can not be immediately read out.
I-\n effort has begun iIt Fermilab to develop a pisel detector readout .4SIC appropriate for use bv the BTe\-experiment.
This chip must be radiation hard so thit it can be iised close to the beamline. Its should be optimized for the 132 11s time between crossings planned for future Tevatron operations. and it must be c~apable of the \wy fast readout tlescribecl abo1-e. 11-e have begun an R&D program which c~ails for a series of prototype pixel readout chips. each with spe(~ifiC engineerin y goals. \\il c'spec't the final tlcsign to lje realized iising the radiation hard Honcyn-ell Il.;j/~ C'lIOS SO1 process. In this paper. lve report the results of measurements made on our first test chip (FPISO). the primary pinpose of which was to establish an imalog front end optimizctl for 132 ns between crossings. 11-e also describe the tlesign of our second test chip (FPIU).
1-h' 1 16 ic i is the first implementation of a readout architecture Jvhich we believe can lw estendetl to meet the requirements of the BTe\* experiment. \Vhile this development effort is being driven 1)~ the specific needs of BTe\*. we hope the final readout c,hip xii1 be appropriate for iise b!-any Tevatron collider experiment.
FPIXQ

FPI,YO Design
The FPISO is a column based pixel readout chip with ;30~ x 400~1 pixel cells arranged in an array of 64 rows bv 12 columns. It was fabricated in the fall of 1997 using the HP 0.8/l C\IOS process. The cell geometry lvas chosen to be compatible with test pixel sensors tlesignetl 1)~ the -ATLAS c.ollabor~~tioni3). This first prototype pixel-tletector readoiit chip was tlesignetl with t hrw goals: 1) Estal)lish a front c>ntl clesign ;ipproI)riatc fiJr 11se at tfie T~~vatrori cx)ilitlcr: L') \-farify that the i~Ilill0~ and tligital sections of the chip ('Xl be isolated from one another: 3) i'erify that coupling through the sensor is not a problem (metal 3 is used as a shield between the sensor and the readout chip).
FPISO con.sists of an array of pixel unit cells together with relatively simple digital logisc that provides a zero-suppressed readout of the chip. Each unit cell includes an amplifier with test input. a discriminator with programmable kill. a peak detector, and readout logic. The amplifier consists of two folded cascade stages. -AC coupled to one another. The first stage is a charge amplifier that uses a current controlled feedback circuit(4). The feedback current controls the return to baseline time and compensates for sensor leakage current. The second stage provides additional gain and is DC coupled to the discriminator. The discriminator is a classic two stage comparator. \Vhen the discriminator fires. a set-reset flip-flop is set. and a fast-OR signal is asserted. Upon receipt of a token. the cell places its address on a global output bus. and connects the output of its peak detection circuit to a global analog output line. .-\n -Amplifier and discriminator outputs from one row of pisel unit ~~11s are routed directlv to pads on txo sides of the FPISO. The outputs from four of these cells are accessible iu the bonded assembly (the rest are obscured by the sensor). These include three ~11s bonded to sensor pixels and one unbended cell.
All of the measurements reported here were made on a single FPISO bon&cl to an ;1\TL.\S test sensor manufactured by Seiko. For all of these measurements.
Output voltage (peak) in mV The s-ray spectra obtaintad losing the three direct amplifier output signals also allow us to interpret the response to an injected test signal in terms of cllectrons input to the amplifier. or equivalenti!,. to determine the value of the charge irl,jection capacitor. This. in turn. allows us to interpret discriminator threshold scans of ail of the pixel cells in the array in absolute terms (assuming only that ~~~~~~~~~~~ is the same for all cells). It also allows us to interpret the clynamic range of the amplifier in terms of the quivalent input in electrons. For FPISO ~11s with c', = 20 f'F. the cl>xamic range is approximately 52000 Plectrons at the input. \\?th the metal 3 shicltl grollndcd. there is 110 significant coupling through the cletector. The capacitance between the metal 3 shield and a sensor pixel has been inferred to be approximately 1.8 aF//L2. This capacitance was inferred by disconnecting the shield from its ground. injecting a pulse on the shield. and measuring the output voltage from a single pixel unit cell.
11-e have rneasiired the pisel-to-pixel cross talk both in the short tlirection of the pixel cells. and in the long direction. \Vhen a pulse is injected into an FPISO front end which is bonded to a sensor pixel. the neighboring cell in the long direction registers a signal -2% as large as the cell which received the charge injection. \Vhen an unbonded cell is selected. the cross talk to t,he neighbor in the long direction is -1%. This indicates that the cross t,alk through the sensor is -1%. 11-e believe that the halance of the cross talk occurs through the charge in,jection network itself. 111 our nest prototvpe pixel readout chip (FPISl).
we have modified the layout of the charge injection network tlo reduce rhe cross talk. Simulations done t)v the BTe\-c~ollaboration( 5) indicate that a significant impro\x3ient in point resolution over binary readout can be obtained by a vcr! hoarse cligitization of the aualog information. Figure 4 shows the c~alculatcd resolution obtainable with 3) 11 lvide pixel ~~~11s as a function of track angle. ilSSUGlg binary readout. and two and four bit analog readout. The resolution txpected with a four bit .\DC is only siightly better than the resolution expetted with a two bit .ADC. Based on this result. we have decided to include a two bit flash .ADC in the FPISl unit cell. FPISO chips bonded to -ATL-AS sensors lvill be used in Imm tests during the 1999 Fermilab fised target run to serif?; these simulations. md to perform general studies of the use of pulse height information to improve spatial resolution.
Pre-FPIXl
In order to gain experience with the HP 0.5,~ process in which FPIXl will be fabricated, we submitted a small scale design in early 1998 called Pre-FPISl.
This circuit contained 9 columns of pixel unit cells. each with 20 identical cells. Each column contained a different \*ersion of the front end tested in FPISO. In three of the columns. a single stage amplifier was AC coupled to a discriminator. Three more contained a two-stage amplifier as in FPISO. but AC coupled to a discriminator.
The remaining three c*ontained a twostage amplifier. DC c~upletl to a discriminator.
For each front end type. there was one ~:~~luni~i \vitli C', = .3 fF. one with C', = 10 fF. and one \vith r, = 20 fF. Soise ilIlt thrcsholtl tlispersion It1CHslir~~IriCIits were niacle lisirig t tie tliscriminator scan method clcscribed above. The results are shown in Table 1 . As can be seen in the tiible. the lower gain of the single stage designs resulted in significantly larger discriminator threshold dispersion. AC coupling to the discriminator (which would be required for a single stage design) did not yield a significant ad\lantage over DC coupling for the two-stage designs. Based on these results. we decided that the FPISl pixel unit cell should contain a two-stage amplifier. DC coupled to a discriminator (the same configuration as FPIXO).
FPIXl
The FPIXl readout chip, which n-as submitted for fabrication on October 28. 1998. is t.he first implementation of a new readout architecture designed for use at the Fermilab collider. Each pixel hit is associated with a k-bit time stamp (the beam crossing number) and the hit information is stored in the pixel unit cell until being read out or reset. Two readout modes are provided: an externally triggered mode. in which external logic requests the readout of hits associated with a specific time stamp, and a continuous readout mode. in which the chip itself generates a trigger for every/ beam crossing. The time stamp is not held in the hit pixel cell. but rather in a register located at the End of the Column (EOC) of pixels. All pixels in a given column which ;\rc hit in the same 1.32 11s beam crossing are associated with the same End of Column (EOC) timestamp register. In FPIXl. each column has four EOC timestamp registers. each associated with command generating logic in an **EOC command set." This indirect addressing principle is similar to that proposed by \\iight.
et al. (6) .
-4 schematic diagram of the FPISl layout is given in Figure rj . FPISl is composed of three mutually dependent building blocks: the pixel unit ceil. the end of column logic. and the chip control logic. The active area is designed to match an .\TL.-\S pisel sensor of the type described above. and consists of an array of 160 row by 18 columns of pixel cells, each 50,~ x 400~. -111 "normal" chip I/O is through a double row of pads (shown along the bottom in Figure  5 ). The opposite side of the chip is used to provide direct access to amplifier and discri:minator outputs from one row of pixel cells. In addition. one column of pixels is designed to be read out under external control. Figure 6 . The front end is very similar to the FPI,YO front end described ab-ove. An 8 fF feedback capacitor is used in the first stage of the amplifier. This will result in a dynamic range of appros:imatelv 32000 e-. The discriminator threshold dispersion should be significantly reduced with respect to FPISO.
The flash ADC consists of three comparators (identical to the comparator used in the discriminator) directly connected to set-reset flip-flops. The four thresholds are input to the chip as DC levels. and are common to all pixel cells. During re(adout, tri-state buffers connect the outputs of the ;1\DC flip-flops to the chip control logic, where they are encoded into two bits. The digital section of the pixel unit cell consists of a command interpreter.
and a bus controller. The command interpreter has four inputs. corresponding to the four EOC sets. Four commands are used: "idle," "reset," "output." and "look for data." Commands are presented by the EOC logic simultaneously to all pixel cell command interpreters in a column. If one of the EOC sets is asserting the *'look for data" command. and a discriminator fires. the command interpreter in that cell associates itself with the EOC set that is issuing the *'look for data" command. Simultaneously, it alerts the EOC logic to the presence of a hit via the wire-OR'ecl ..Hit Fast-OR (HFastOR)" signal. .\fter this association to a particular EOC set has been made. the command interpreter in the hit pixel cell ignores commands from all other EOC sets. The pisci hit infornlatiotl is stored in the wit cell until the associated EOC set issues an "output" or "reset'! command.
1Vhen the associated EOC set issues t,he "output" command. the command interpreter issues a bus request and asserts the wire-OR'ed "Readout Fast-OR (RFastOR)" signal. This operation is executed independent of the readout clock. The balance of the readout proceeds synchronous with the readout clock. The EOC logic provides a column token on the bottom of the column. The token quickly passes empty pixel unit cells, and stops when it reaches a cell that is requesting the column bus. .\t the next rising readout clock edge: the hit pixel cell with the column token loads its data onto the column bus and drives it to the EOC logic for one readout clock cycle. In parallel. the column token is transmitted to the next hit pixel. This allows the readout of one pixel cell per readout clock cycle. -4s a hit pixel is read out: it resets itself and withdraws its assertion of the RFastOR signal. RFastOR returns t'o its inactive st,ate just after data from the last hit pixel in the column is placed -At any given time. only one EOC set is permitted to broadcast the -look for data" command. This ensures that hit pixel cells are associated with only one EOC set. IPixel cells that have not been hit continue to monitor all four EOC sets. waiting for a hit to occur in coincidence with a .-look for data" command. If a pixel is hit and no EOC set is issuing the -look for data" wmmand. the hit is ignored. FPISl to ~disrcgarcl IIV\V hit (lilta (creating dead time. t)llt no clata bias) when the hit rate exceeds the rcadout bandwidth. threatening loss of data. \\'hile "throttle" is asserted. the pixel ceil command interpreters are disabled and no new data is latched in the chip. Figure 7 shows a block diagram of the EOC logic. It consists of a priorit? encoder. a token and bus controller. and four EOC command sets. The EOC sets themselves consist of a timestamp register. a state machine that generates the commands. and two comparators.
End of Column Logic
The priority encoder selects one idle EOC set to issue the -look for data" command. \Vhen there is a hit somewhere in the column. the HFastOR signal is asserted t)!-the hit pixel. The state machine inside the assigned EOC set wsponds t,-storin g the Cllrrent Beam Crossing number (CBCO) in its EOC timestamp rrlgister. This latched nunitwr is then wferrcd to as the Stored Beam Crossing number (SBCO). The state machine c,hanges its (*omm;md from ..look for (lata" to .*itlle" i\t the nest rising edge of the BCO clock. The priorit,? c'ncotlcr i\ssigns the ntw nvailable EOC .sot to issue the ..look for data" (wmmand to the colu~nn iit the Ilext rising wlge of the BCO clock. This c'nsures that all pixels in a given column that are hit in one beam crossing: are associated with a single EOC set. Since the EOC logic has four EOC sets. pixel cells in the c~olumn ('a11 be hit without loss of data in four different crossings before an:v data is wad out.
;\ hit EOC set waits for rnatchcs with its stored timestamp.
If the match is between SBCO and the Requested BCO (RBCO. see section 3.3). the EOC set broadcasts the "output" command. If the match is between SBCO ilnd the C'urrent BCO (CBCO). it broadcasts the "reset" c*ommand. The wmparison between SBCO and CBCO can be programmed to allow a user-defined reset delay (by ignoring some of the bits in the comparison). This feature is designed primarily for the externally triggered readout mode.
The token and bus controller manages access to the chip-wide EOC data bus as well as its associated column bus. Conflicts between the various EOC token and bus controllers are arbitrated by an EOC token. -4s soon as an EOC set issues the "output" command.
the token controller releases the column token to the column. and waits for the EOC token. 1Vhen the EOC token is received. the bus controller connects the column bus to the chip-wide data bus. The Nearly release of the column token, before the EOC token is recei\wl. allows pisel data to be asserted on the chip-wide bus as soon as the EOC token iirrives at i1 cwlumn containing hit clata. \~hon the RFastOR signal rot,urns to the inactive state. indicating that tlio transfer of data from the last hit pixel in the column has begun. the token and bus controller releases the EOC token. This allows the EOC token to reach the next hit column in time to insure that control of the chip readout bus is transferred and readout proceeds without an empty readout clock cycle. by the readout clock, and is forced to lag two counts behind the CBCO. in order to allow time for hit data to settle iu the pixel unit cells. -After the readout of an event. the RBCO quickly increments (at the readout clock frcquenc!-) until another event with hit data is reached. or the RBCO reaches two counts behind the CBCO.
Other functions of the chip control logic include esternal bus arbitration (usirl~ another token) ;mtl control of the configuration of the chip. The chip c~)nhguration is programmed using a serial bit stream to set features such irs the pixel cell kill pattern (lrsed to disable noisy pixels) and pulse injection select.
FPI.Yl: Final Remarks
The FPISl uses a low voltage differential swing convention to provide masimum common noise immunity for all clocks and outputs. The pisel address and two bit -ADC information are read out in one readout clock cycle onto a parallel bus. Simulations indicate that FPISl will be able to read out an average of -3 pixel hits per 132 ns crossing time. This is fast enough t,o meet the nominal BTeV requirement of an average readout rate of 1.23 pixel hits per 132 ns. but does not provide a comfortable margin over the specification. -4 straightforward redesign of the column token logic using multiple tokens should increase the readout rate to -10 pixel hits per crossing. If clusters of four pixels are read out instead of individual pixels. the rcadout rate could be as high as -10 pixels per crossing.
Summary
This paper has described the R&D effort underway at Fermilab to develop a pixel readout chip for use by BTe\,' at the Fermilab Tevatron collider. ;\ front end design with all of the desired properties has been established. Beam wsts planned for the 1999 Fermilab fised target run should allow a decision to be made on how best to process pixel pulse height information to achieve optimal spatial resolution. Finally. we have just submitted a prototype chip which is the first implementation of a new readout architecture designed to facilitate the use of pixel information in the earliest stages of on-line event selection.
